ABSTRACT High speed and high-temperature operation capabilities are desirable features of integrated circuits. Due to their innate electrical and physical properties, silicon devices face significant hurdles at elevated temperatures, while silicon carbide devices perform remarkably well in such environments. This paper studies the performance of various high-speed 4H-SiC bipolar logic families including transistor-transistor logic, Schottky transistor-transistor logic, and emitter-coupled logic. All logic circuits have been optimized for high speed and high-temperature operations. Gate delays as low as 2.7 ns at room temperature and less than 5 ns at 500 • C have been achieved without sacrificing fan-out capability and noise margin stability.
I. INTRODUCTION
Integrated circuits (ICs) have been moving towards high speed, small size, low power, and more efficient energy management solutions. Silicon (Si) based solutions have achieved good results in these areas, but primarily at low temperatures (< ∼250 • C). Si based devices are susceptible to various issues at high temperatures such as thermal runaway, leakage, etc. Being a wide bandgap semiconductor, silicon carbide (SiC) is attractive for high temperature and radiation tolerant applications. Its bandgap is 2-3 times larger than that of Si (4H-SiC: 3.24 eV, Si: 1.14 eV) and hence has lower intrinsic carrier concentration (4H-SiC: ∼1e-8 cm −3 , Si: ∼1e10 cm −3 at room temperature) [1] , [2] . Additionally, its high saturation velocity and high thermal conductivity make it a suitable candidate for high speed and high temperature operations [3] , [4] .
The most widely used device, metal oxide semiconductor field effect transistor (MOSFET), is not ideally suitable for high temperature operation due to the presence of critical gate oxide, which exhibits reliability issues at temperatures above 200 • C [5] . Although some researchers have achieved good results for MOSFETs operating at temperatures above 200 • C, the absence of the gate oxide in a bipolar junction transistor (BJT) makes it a more suitable alternative [6] , [7] . Hence, SiC bipolar ICs are the ideal choice for high-temperature, radiation tolerant applications at moderate levels of integration.
There are three main bipolar logic families: transistor-transistor logic (TTL), its faster version, Schottky transistor-transistor logic (STTL) and Emitter-coupled logic (ECL). Using SiC BJTs, logic families have been separately analyzed by various research groups (TTL [8] , and ECL [9] , [10] ). However, each technology was studied using a different SiC BJT structure, with different dimensions and dopings. Moreover, no comparison was made with the other logic families. In this paper, we provide the first comparative study of the mentioned bipolar logic families using a single SiC device. We first discuss the optimization of all three logic circuits using one SiC BJT and then study their delays and DC characteristics at different temperatures and supply voltages.
II. LOGIC FAMILIES
The various bipolar logic families, mentioned above, differ in their circuit design and have different characteristics such as logic swing, low and high noise margins (NML, NMH), maximum fan-out, temperature tolerance and delays.
A TTL inverter circuit consists of three main stages: input stage, driver stage, and output stage as shown in Fig. 1(a) . Most transistors in this circuit are driven into saturation during operation, which greatly affects the circuit's switching speed. STTL is an enhanced version of TTL that uses Schottky transistors to prevent the BJTs from going into deep saturation, and thereby increasing the switching speed. To achieve sharper noise margins and faster switching speeds, the circuit performance in STTL can be further enhanced by replacing QP (in TTL) with a Darlington pair, and RD (in TTL) with a base recovery circuit, also known as a "squaring network", as shown in Fig. 1(b) . The fastest fabricated SiC bipolar digital IC reported till date has been made using TTL logic, exhibiting gate delay of around 9.8 ns, NML of 1.5 V and NMH of 3.9 V at room temperature [8] .
ECL circuits are known to be the fastest logic family, as all transistors operate away from saturation and have low logic swings. ECL circuits, as shown in Fig. 1(c) , are based on a difference amplifier stage along with a biasing stage and an output stage. Recently, gate delays of around 105 ns (measured using ring oscillator) and greater than 400 ns (using switching measurements) have been achieved in SiC ECL circuits at room temperature [9] , [10] .
As evident, the wide variation in performance between different logic families done by different groups does not highlight the difference between those SiC circuits. The increasing interest in SiC devices requires a proper investigation of these logic technologies with fixed parameters. 
III. CIRCUITS OPTIMIZATION AND SIMULATION
In order to evaluate the performance of each logic family, the following test circuits are used: a fan-out of ten inverter (FO-10) to evaluate worst case noise margins, and an 11-stage ring oscillator (RO) to evaluate gate delays. This study uses the optimized 4H-SiC BJT described in [11] and [12] . All simulations are done using SPICE at different temperatures (27 • C, 250 • C and 500 • C) by using different transistor model parameters for each temperature. SiC has a wider bandgap, and hence the simulations are done at relatively high supply voltages (7 V-16 V). There is no fixed temperature coefficient for resistors (TCR), which is formed in the n-type emitter layer. This is due to the nonmonotonous variation of sheet resistance with temperature of such layers [9] , [10] .
An inverter is the primary building block of all higher level integrated circuits, hence it is used for this comparative study. The three different inverters were optimized for best gate delays and noise margins. The optimization can be complicated as the circuits with the best DC characteristics are not necessarily the fastest. Careful circuit simulations are performed in order to optimize the parameter values of various resistors and transistors for each logic family. The optimization is first done at room temperature, and then the optimized circuits are simulated at different temperatures to accurately gauge the performance of the design.
A circuit's fan-out capability is highly dependent on the ratio of output to input currents. Due to their circuit configurations, the TTL and STTL loads draw more current than the ECL loads, while all drivers provide comparable current. Thus, longer output transistors are required to provide higher currents to the load fan-outs in TTL and STTL technologies. The optimum length of all transistors in all technologies is 25 µm, except for the output transistors in TTL and STTL which is 125 µm. Fig. 1 shows the optimum parameters for all logic circuits.
IV. RESULTS
The room temperature voltage transfer characteristics (VTCs) for the FO-10 inverter in each logic technology are displayed in Fig. 2 most stable operation across different supply voltages while TTL and STTL performance suffers greatly at low supply voltages. STTL shows significant performance degradation with NML of ∼0.1 V and NMH of ∼0.3 V at 7 V compared to ∼4.8 V and ∼1.5 V at 15 V, respectively. The TTL circuit is even more unstable as there is no useful noise margins when supplied with less than 13 V. Fig. 5 indicates the DC characteristics for the FO-10 inverter for all three logic families at different temperatures. It clearly shows that the ECL circuit has considerably smaller logic swing compared to TTL and STTL circuits. Temperature has negligible effect on its NML and minor effect on its NMH (∼0.8V at 27 • C to ∼0.5 V at 500 • C). On the other hand, the operating temperature has clear effects on TTL and STTL circuits' noise margins. Their NMH increases and NML decreases with temperature. Increasing temperature decreases their input low voltage (V IL ) and slightly increases their output low voltage (V OL ). Moreover, their output high voltage (V OH ) level increases with increasing temperature while their input high voltage (V IH ) is almost unaffected by temperature change. Fig. 6 displays the 11-stage ring oscillator waveforms of all optimized logic circuits at room temperature, and the effect on gate delay due to different supply voltages is presented in Fig. 7 . The ECL family shows stable operation across different supply voltages. When the supply voltage is less than 11 V, the TTL circuit stops oscillating while STTL exhibits a sharp rise in gate delays. Fig. 8 shows the variation of gate delays with changing temperature. All circuits exhibit longer gate delays as temperature increases, primarily due to decrease of current gain with temperature [12] . The TTL RO shows switching speeds with gate delay as low as 6.7 ns at room temperature (compared to 9.8 ns as obtained in [8] ) and less than 8 ns at 500 • C. Throughout the simulated temperatures, the STTL RO is almost 1 ns slower than the fastest RO (ECL). Finally, the ECL RO shows stable performance across the simulated temperatures rising from 2.7 ns at room temperature to 5 ns at 500 • C. 
